

512K x 16 Static RAM

Features

- Temperature Ranges
 - Automotive-A: -40°C to 85°C
 - Automotive-E: –40°C to 125°C
- Voltage range:
 - CY62157CV30: 2.7V-3.3V— CY62157CV33: 3.0V-3.6V
- Ultra-low active power
 - Typical active current: 1.5 mA @ f = 1 MHz
 Typical active current: 5.5 mA @ f = f_{max}
- · Low standby power
- Easy memory expansion with \overline{CE}_1 , \overline{CE}_2 and \overline{OE} features
- Automatic power-down when deselected
- · CMOS for optimum speed/power
- Available in Pb-free and non Pb-free 48-ball FBGA package

Functional Description[1]


The CY62157CV30/33 are high-performance CMOS static RAMs organized as 512K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The devices also have an automatic power-down feature that

significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected ($\overline{\text{CE}}_1$ HIGH or CE_2 LOW or both $\overline{\text{BLE}}$ and $\overline{\text{BHE}}$ are HIGH). The input/output pins (I/O $_0$ through I/O $_1$ 5) are placed in a high-impedance state when: deselected ($\overline{\text{CE}}_1$ HIGH or $\overline{\text{CE}}_2$ LOW), outputs are disabled ($\overline{\text{OE}}$ HIGH), both Byte High Enable and Byte Low Enable are disabled ($\overline{\text{BHE}}$, BLE HIGH), or during a write operation ($\overline{\text{CE}}_1$ LOW and $\overline{\text{CE}}_2$ HIGH and $\overline{\text{WE}}$ LOW).

Writing to the device is accomplished by taking Chip Enable 1 (\overline{CE}_1) and Write Enable (\overline{WE}) inputs LOW and Chip Enable 2 (\overline{CE}_2) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O_0) through I/O_7 , is written into the location specified on the address pins (A_0) through A_{18} . If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O_8) through I/O_{15} is written into the location specified on the address pins (A_0) through A_{18} .

Reading from the device is accomplished by taking Chip Enable 1 ($\overline{\text{CE}}_1$) and Output Enable ($\overline{\text{OE}}$) LOW and Chip Enable 2 ($\overline{\text{CE}}_2$) HIGH while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of read and write modes.

The CY62157CV30/33 are available in a 48-ball FBGA package.



Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Cypress Semiconductor Corporation
Document #: 38-05014 Rev. *F

198 Champion Court •

San Jose, CA 95134-1709

-1709 • 408-943-2600 Revised August 31, 2006



Product Portfolio

					Power Dissipation					
					Operating (I _{CC}) mA			1	Standby (I _{SB2})	
		V _{CC} Range		f = 1 MHz		f = f _{max}		μΑ		
Product	Range	Min.	Typ. ^[2]	Max.	Typ. ^[2]	Max.	Typ. ^[2]	Max.	Typ . ^[2]	Max.
CY62157CV30	Automotive-E	2.7V	3.0V	3.3V	1.5	3	7	15	8	70
CY62157CV33	Automotive-A	3.0V	3.3V	3.6V	1.5	3	5.5	12	10	30
	Automotive-E				1.5	3	7	15	10	80

Pin Configurations^[2, 3, 4]

FBGA (Top View)

	1	2	3	4	5	6	_
Ē	BLE)	OE)	A ₀	A ₁	A ₂	CE ₂	Α
	/Q ₈)(BHE)(A_3	A_4	(CE ₁)	(I/O_0)	В
	/Q ₉)(1/O ₁₀ ((A ₅)	(A ₆)	1/01	(I/O ₂)	С
	/ss)(1/O ₁₁ ((A ₁₇)	A ₇	1/O ₃	Vcc	D
	/cc)	(I/O ₁₂)	DNU	A ₁₆	1/04	(V_{SS})	E
	O ₁₄	(I/O ₁₃)	A ₁₄	A ₁₅	1/05	(I/O ₆)	F
(1	/O ₁₅	NC)	A ₁₂	A ₁₃	WE	(I/O ₇)	G
	A ₁₈	(A ₈)	(A ₉)	(A ₁₀)	(A ₁₁)	NC	н

Pin Definitions

Name	Definition
Input	A ₀ -A ₁₈ . Address Inputs
Input/Output	I/O ₀ -I/O ₁₅ . Data lines. Used as input or output lines depending on operation
Input/Control	WE. Write Enable, Active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.
Input/Control	CE ₁ . Chip Enable 1, Active LOW.
Input/Control	CE ₂ . Chip Enable 2, Active HIGH.
Input/Control	OE. Output Enable, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins
Ground	Vss. Ground for the device
Power Supply	Vcc. Power supply for the device

- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.
 NC pins are not connected on the die.
- 4. E3 (DNU) can be left as NC or V_{SS} to ensure proper application.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature -65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C Supply Voltage to Ground Potential ... – 0.5V to V_{ccmax} + 0.5V DC Input Voltage^[5].....-0.5V to V_{CC} + 0.3V Output Current into Outputs (LOW)20 mA

Static Discharge Voltage(per MIL-STD-883, Method 3015)	. > 2001V
Latch-up Current	> 200 mA

Operating Range

	Device	Range	Ambient Temperature [T _A] ^[6]	v _{cc}
(CY62157CV30	Automotive-E	-40°C to +125°C	2.7V - 3.3V
(CY62157CV33	Automotive-A	-40°C to +85°C	3.0V - 3.6V
		Automotive-E	-40°C to +125°C	

Electrical Characteristics Over the Operating Range

				CY	30-70		
Parameter	Description	Test Conditions		Min.	Typ. ^[2]	Max.	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	V _{CC} = 2.7V	2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	V _{CC} = 2.7V			0.4	V
V _{IH}	Input HIGH Voltage			2.2		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage			-0.3		0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_CC$		-10		+10	μΑ
I _{OZ}	Output Leakage Current	GND \leq V _O \leq V _{CC} , Output Disable	-10		+10	μΑ	
I _{CC}	V _{CC} Operating	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.3V$		7	15	mA
	Supply Current	f = 1 MHz	I _{OUT} = 0 mA CMOS Levels		1.5	3	
I _{SB1}	Automatic CE Power-Down Current— CMOS Inputs	$\begin{array}{ c c c c c }\hline \overline{CE}_1 \geq V_{CC} - 0.2V \text{ or } CE_2 \leq 0.2V\\ V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V,\\ f = f_{max} \text{ (Address and Data Only),}\\ f = 0 \text{ (OE, WE, BHE and BLE)}\\ \end{array}$			8	70	μА
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	$\overline{CE}_1 \ge V_{CC} - 0.2V \text{ or } CE_2 \le 0.2V$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$, $f = 0, V_{CC} = 3.3V$			8	70	μА

^{5.} $V_{\text{IL}(\text{min.})} = -2.0V$ for pulse durations less than 20 ns. 6. T_{A} is the "Instant-On" case temperature.



Electrical Characteristics Over the Operating Range

				CY	62157CV	33-70		
Parameter	Description	Test Conditions			Min.	Typ. ^[2]	Max.	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = 3.0 \text{V}$			2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA V _{CC} = 3.0V					0.4	V
V _{IH}	Input HIGH Voltage				2.2		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage				-0.3		0.8	V
I _{IX}	Input Leakage	- 1- 60		Auto-A	-1		+1	μΑ
	Current			Auto-E	-10		+10	μΑ
I_{OZ}	Output Leakage	_ 0_ 00,,		Auto-A	-1		+1	μΑ
	Current			Auto-E	-10		+10	μΑ
I _{CC}	V _{CC} Operating		$V_{CC} = 3.6V$	Auto-A		5.5	12	mA
	Supply Current		I _{OUT} = 0 mA CMOS Levels	Auto-E		7	15	
		f = 1 MHz		Auto-A/ Auto-E		1.5	3	
I _{SB1}	Automatic CE	$\overline{CE}_1 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2V$		Auto-A		10	30	μΑ
Power-Down Current—CMOS Inputs	$CE_2 \le 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $f = f_{max}$ (Address and Data Only), f = 0 (OE, WE, BHE, and BLE)		Auto-E		10	80	μА	
I _{SB2}	Automatic CE	$\overline{CE}_1 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2V$		Auto-A		10	30	μΑ
	$ \begin{array}{lll} \mbox{Power-Down} & \mbox{CE}_2 \leq 0.2 \mbox{V} \\ \mbox{CurrentCMOS} & \mbox{V}_{\mbox{IN}} \geq \mbox{V}_{\mbox{CC}} - 0.2 \mbox{V} \mbox{ or } \\ \mbox{V}_{\mbox{IN}} \leq 0.2 \mbox{V}, \\ \mbox{f} = 0, \mbox{V}_{\mbox{CC}} = 3.6 \mbox{V} \end{array} $		Auto-E		10	80	μΑ	

Thermal Resistance^[7]

Parameter	Description	Test Conditions	FBGA	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	55	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)		16	°C/W


Note:
7. Tested initially and after any design or process changes that may affect these parameters.



Capacitance^[7]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

AC Test Loads and Waveforms




	,,IH	
OUTPUT•——		• V _{TH}
001101		— ∨ TH

Parameters	3.0V	3.3V	Unit
R1	1.105	1.216	ΚΩ
R2	1.550	1.374	ΚΩ
R _{TH}	0.645	0.645	ΚΩ
V _{TH}	1.75	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions		Min.	Typ. ^[2]	Max.	Unit
V_{DR}	V _{CC} for Data Retention			1.5			V
I _{CCDR}	Data Retention Current	$V_{CC} = 1.5V$, $\overline{CE}_1 \ge V_{CC} - 0.2V$ or	Auto-A		4	20	μΑ
		$CE_2 \le 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	Auto-E		4	60	μА
t _{CDR} ^[8]	Chip Deselect to Data Retention Time			0			ns
t _R ^[8]	Operation Recovery Time			t _{RC}			ns

Data Retention Waveform^[9]



Full Device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} > 100 μs or stable at V_{CC(min.)} > 100 μs.
 BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics Over the Operating Range [10]

		70		
Parameter	Description	Min.	Max.	Unit
Read Cycle		•	•	•
t _{RC}	Read Cycle Time	70		ns
t _{AA}	Address to Data Valid		70	ns
t _{OHA}	Data Hold from Address Change	10		ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid		70	ns
t _{DOE}	OE LOW to Data Valid		35	ns
t _{LZOE}	OE LOW to Low-Z ^[11]	5		ns
t _{HZOE}	OE HIGH to High-Z ^[11, 12]		25	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low-Z ^[11]	10		ns
t _{HZCE}	CE ₁ HIGH or CE ₂ LOW to High-Z ^[11, 12]		25	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to Power-up	0		ns
t _{PD}	CE ₁ HIGH or CE ₂ LOW to Power-down		70	ns
t _{DBE}	BHE/BLE LOW to Data Valid		70	ns
t _{LZBE} ^[11]	BHE/BLE LOW to Low-Z ^[13]	5		ns
t _{HZBE}	BHE/BLE HIGH to High-Z ^[11, 12]		25	ns
Write Cycle ^[14]		•	•	•
t _{WC}	Write Cycle Time 70			ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to Write End 60			ns
t _{AW}	Address Set-up to Write End 60			ns
t _{HA}	Address Hold from Write End 0			ns
t _{SA}	Address Set-up to Write Start 0			ns
t _{PWE}	WE Pulse Width			ns
t _{BW}	BHE/BLE Pulse Width	60		ns
t _{SD}	Data Set-up to Write End	Pata Set-up to Write End 30		ns
t _{HD}	Data Hold from Write End	0		ns
t _{HZWE}	WE LOW to High-Z ^[11, 12]		25	ns
t _{LZWE}	WE HIGH to Low-Z ^[11]	5		ns

^{10.} Test conditions assume signal transition time of 5 ns or less, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.

11. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.

^{12.} t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.


^{13.} When both byte enables are toggled together this value is 10 ns.

^{14.} The internal Write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, CE₂ = V_{IH}. All signals must be ACTIVE to initiate a Write and any of these signals can terminate a Write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the Write.




Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled)^[15, 16]



Read Cycle No. 2 (OE Controlled)[16, 17]




- Notes:
 15. Device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, $CE_2 = V_{IH}$.
 16. \overline{WE} is HIGH for Read cycle.
 17. Address valid prior to or coincident with \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[14, 18, 19]



- 18. Data I/O is high-impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.


 19. If $\overline{\text{CE}}_1$ goes HIGH or CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.

 20. During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) [14, 18, 19]




Write Cycle No. 3 (WE Controlled, OE LOW)[19]





Switching Waveforms (continued)

Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[19]




Truth Table

iiuuii i	abie								
CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power	
Н	Х	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})	
Χ	L	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})	
Χ	Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I _{SB})	
L	Н	Н	L	L	L	Data Out (I/O _O -I/O ₁₅)	Read	Active (I _{CC})	
L	Н	Н	L	Н	L	Data Out (I/O _O -I/O ₇); I/O ₈ -I/O ₁₅ in High Z	Read	Active (I _{CC})	
L	Н	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})	
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})	
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})	
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})	
L	Н	L	Х	L	L	Data In (I/O _O -I/O ₁₅)	Write	Active (I _{CC})	
L	Н	L	Х	Н	L	Data In (I/O _O -I/O ₇); I/O ₈ -I/O ₁₅ in High Z	Write	Active (I _{CC})	
L	Н	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})	



Typical DC and AC Characteristics [2]






Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	CY62157CV30LL-70BAE	51-85128	48-Ball (6 mm x 10 mm x 1.2 mm) FBGA	Automotive-E
	CY62157CV33LL-70BAXA			Automotive-A
	CY62157CV33LL-70BAE			Automotive-E


Package Diagram

48-Ball (6 mm x 10 mm x 1.2 mm) FBGA (51-85128)



TOP VIEW





51-85128-*D

MoBL, MoBL2, and More Battery Life are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

Document Title: CY62157CV30/33 512K x 16 Static RAM Document Number: 38-05014				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106184	05/10/01	HRT/MGN	New data sheet – Advance Information
*A	107241	07/24/01	MGN	Made corrections to Advance Information Added 55 ns bin
*B	109621	03/11/02	MGN	Changed from Advance Information to Final
*C	114218	05/01/02	GUG/MGN	Improved Typical and Max I _{CC} values
*D	238448	See ECN	AJU	Added Automotive Product Information
*E	269729	See ECN	SYT	Added Automotive Product information for CY62157CV30 $-$ 70 ns Added I_{IX} and I_{OZ} values for Automotive range of CY62157CV33 $-$ 70 ns
*F	498575	See ECN	NXR	Removed Industrial Operating Range Removed 55 ns speed bin Removed CY62157CV25 part number from the Product Offering Added Automotive-A operating range Updated the Ordering Information Table